



THE OIPE JCIS PATENT & TRADEMARK OFFICE  
1000 N. 1ST ST., SUITE 100, DENVER, CO 80202  
TEL: (303) 733-1111 FAX: (303) 733-1112  
WWW.OIPEJCIS.COM

Address Generation	Read Instruction	Pre- Decode	Instruction Decode	Decode Dispatch	Operand Address Generation	Fetch Operation	Execute Instructions	Store Results	
OY	1Y	2Y	3Y	1X	2X	3X	4X	5X	6X

FIG. 1



THE OIPE PATENT & TRADEMARK OFFICE IS A SERVICE MARK OF THE OIPE PATENT & TRADEMARK OFFICE. THE OIPE PATENT & TRADEMARK OFFICE IS A SERVICE MARK OF THE OIPE PATENT & TRADEMARK OFFICE.




FIG. 2




FIG. 3




FIG. 4

FIG. 5 is a schematic diagram of a processor architecture showing the flow of data and control signals between various components.




FIG. 5

FIG. 6 is a timing diagram illustrating the operation of the system. The diagram shows three instruction cycles, labeled N, N+1, and N+2, occurring sequentially over time. Each instruction cycle is divided into six time slots, labeled 0Y through 6X. The diagram also shows a SELECT CS signal, which is active during the 2E, 3E, and 4E time slots of instruction cycle N. The diagram is labeled 104, 106, 108, and 110.





FIG. 6



# FIG. 8








FIG. 9